Hybrid phase-locked loop with fast locking time and low spur in a 0.18-um CMOS process

Siheng Zhu, Li-Ming Si, Chao Guo, Junyu Shi, Weiren Zhu

Research output: Contribution to journalArticleResearchpeer-review

Original languageEnglish
Pages (from-to)1 - 6
Number of pages6
JournalChinese Physics B
Volume23
Issue number7
DOIs
Publication statusPublished - 2014

Cite this