A Generic EMI-Immune Technique for Differential Amplifiers With Single-Ended Output

Anjan Kumar Pudi N S, Jean-Michel Redoute, Maryam Shojaei Baghini

Research output: Contribution to journalArticleResearchpeer-review

Abstract

This paper presents a unique methodology to calculate the filtering capacitances of the OpAmp already reported in the literature. The methodology aims to show that there is an optimal solution that can be used to increase the electromagnetic interference (EMI) immunity of any OpAmp for a wide range of frequencies. By using this proposed methodology, an OpAmp structure that reduces the EMI effect is designed in standard <formula><tex>$0.18\ \mu \text{m}$</tex></formula> mixed-mode CMOS technology. Detailed mathematical analyses and simulation results are presented and discussed. Simulation results show that the maximum EMI-induced offset voltage in the frequency range from 1 MHz to 1 GHz for the OpAmp is 4.4&#x00A0;mV. In contrast, the standard Miller OpAmp exhibits a maximum EMI-induced offset voltage of 92.4&#x00A0;mV under the same operating conditions.

Original languageEnglish
Pages (from-to)958-964
Number of pages7
JournalIEEE Transactions on Electromagnetic Compatibility
Volume60
Issue number4
DOIs
Publication statusPublished - 1 Aug 2018

Keywords

  • Capacitance
  • Capacitors
  • CMOS
  • Electromagnetic interference
  • electromagnetic interference (EMI) immunity
  • Immunity testing
  • Load modeling
  • Logic gates
  • Transistors

Cite this

Pudi N S, Anjan Kumar ; Redoute, Jean-Michel ; Baghini, Maryam Shojaei. / A Generic EMI-Immune Technique for Differential Amplifiers With Single-Ended Output. In: IEEE Transactions on Electromagnetic Compatibility. 2018 ; Vol. 60, No. 4. pp. 958-964.
@article{13d1b95080e3436e9a375b66e75b7bb8,
title = "A Generic EMI-Immune Technique for Differential Amplifiers With Single-Ended Output",
abstract = "This paper presents a unique methodology to calculate the filtering capacitances of the OpAmp already reported in the literature. The methodology aims to show that there is an optimal solution that can be used to increase the electromagnetic interference (EMI) immunity of any OpAmp for a wide range of frequencies. By using this proposed methodology, an OpAmp structure that reduces the EMI effect is designed in standard $0.18\ \mu \text{m}$ mixed-mode CMOS technology. Detailed mathematical analyses and simulation results are presented and discussed. Simulation results show that the maximum EMI-induced offset voltage in the frequency range from 1 MHz to 1 GHz for the OpAmp is 4.4 mV. In contrast, the standard Miller OpAmp exhibits a maximum EMI-induced offset voltage of 92.4 mV under the same operating conditions.",
keywords = "Capacitance, Capacitors, CMOS, Electromagnetic interference, electromagnetic interference (EMI) immunity, Immunity testing, Load modeling, Logic gates, Transistors",
author = "{Pudi N S}, {Anjan Kumar} and Jean-Michel Redoute and Baghini, {Maryam Shojaei}",
year = "2018",
month = "8",
day = "1",
doi = "10.1109/TEMC.2017.2759785",
language = "English",
volume = "60",
pages = "958--964",
journal = "IEEE Transactions on Electromagnetic Compatibility",
issn = "0018-9375",
publisher = "IEEE, Institute of Electrical and Electronics Engineers",
number = "4",

}

A Generic EMI-Immune Technique for Differential Amplifiers With Single-Ended Output. / Pudi N S, Anjan Kumar; Redoute, Jean-Michel; Baghini, Maryam Shojaei.

In: IEEE Transactions on Electromagnetic Compatibility, Vol. 60, No. 4, 01.08.2018, p. 958-964.

Research output: Contribution to journalArticleResearchpeer-review

TY - JOUR

T1 - A Generic EMI-Immune Technique for Differential Amplifiers With Single-Ended Output

AU - Pudi N S, Anjan Kumar

AU - Redoute, Jean-Michel

AU - Baghini, Maryam Shojaei

PY - 2018/8/1

Y1 - 2018/8/1

N2 - This paper presents a unique methodology to calculate the filtering capacitances of the OpAmp already reported in the literature. The methodology aims to show that there is an optimal solution that can be used to increase the electromagnetic interference (EMI) immunity of any OpAmp for a wide range of frequencies. By using this proposed methodology, an OpAmp structure that reduces the EMI effect is designed in standard $0.18\ \mu \text{m}$ mixed-mode CMOS technology. Detailed mathematical analyses and simulation results are presented and discussed. Simulation results show that the maximum EMI-induced offset voltage in the frequency range from 1 MHz to 1 GHz for the OpAmp is 4.4 mV. In contrast, the standard Miller OpAmp exhibits a maximum EMI-induced offset voltage of 92.4 mV under the same operating conditions.

AB - This paper presents a unique methodology to calculate the filtering capacitances of the OpAmp already reported in the literature. The methodology aims to show that there is an optimal solution that can be used to increase the electromagnetic interference (EMI) immunity of any OpAmp for a wide range of frequencies. By using this proposed methodology, an OpAmp structure that reduces the EMI effect is designed in standard $0.18\ \mu \text{m}$ mixed-mode CMOS technology. Detailed mathematical analyses and simulation results are presented and discussed. Simulation results show that the maximum EMI-induced offset voltage in the frequency range from 1 MHz to 1 GHz for the OpAmp is 4.4 mV. In contrast, the standard Miller OpAmp exhibits a maximum EMI-induced offset voltage of 92.4 mV under the same operating conditions.

KW - Capacitance

KW - Capacitors

KW - CMOS

KW - Electromagnetic interference

KW - electromagnetic interference (EMI) immunity

KW - Immunity testing

KW - Load modeling

KW - Logic gates

KW - Transistors

UR - http://www.scopus.com/inward/record.url?scp=85032724828&partnerID=8YFLogxK

U2 - 10.1109/TEMC.2017.2759785

DO - 10.1109/TEMC.2017.2759785

M3 - Article

VL - 60

SP - 958

EP - 964

JO - IEEE Transactions on Electromagnetic Compatibility

JF - IEEE Transactions on Electromagnetic Compatibility

SN - 0018-9375

IS - 4

ER -